JPS6325714B2 - - Google Patents

Info

Publication number
JPS6325714B2
JPS6325714B2 JP53013427A JP1342778A JPS6325714B2 JP S6325714 B2 JPS6325714 B2 JP S6325714B2 JP 53013427 A JP53013427 A JP 53013427A JP 1342778 A JP1342778 A JP 1342778A JP S6325714 B2 JPS6325714 B2 JP S6325714B2
Authority
JP
Japan
Prior art keywords
semiconductor device
well
type
mos
fet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53013427A
Other languages
English (en)
Japanese (ja)
Other versions
JPS54107278A (en
Inventor
Osamu Minato
Toshiaki Masuhara
Toshio Sasaki
Seiji Kubo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP1342778A priority Critical patent/JPS54107278A/ja
Priority to DE2904812A priority patent/DE2904812C2/de
Publication of JPS54107278A publication Critical patent/JPS54107278A/ja
Publication of JPS6325714B2 publication Critical patent/JPS6325714B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85Complementary IGFETs, e.g. CMOS
    • H10D84/858Complementary IGFETs, e.g. CMOS comprising a P-type well but not an N-type well

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
JP1342778A 1978-02-10 1978-02-10 Semiconductor device Granted JPS54107278A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP1342778A JPS54107278A (en) 1978-02-10 1978-02-10 Semiconductor device
DE2904812A DE2904812C2 (de) 1978-02-10 1979-02-08 Halbleiterspeichereinrichtung in MOS-Technologie

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1342778A JPS54107278A (en) 1978-02-10 1978-02-10 Semiconductor device

Publications (2)

Publication Number Publication Date
JPS54107278A JPS54107278A (en) 1979-08-22
JPS6325714B2 true JPS6325714B2 (en]) 1988-05-26

Family

ID=11832832

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1342778A Granted JPS54107278A (en) 1978-02-10 1978-02-10 Semiconductor device

Country Status (2)

Country Link
JP (1) JPS54107278A (en])
DE (1) DE2904812C2 (en])

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0420550U (en]) * 1990-06-11 1992-02-20

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4442529A (en) * 1981-02-04 1984-04-10 At&T Bell Telephone Laboratories, Incorporated Power supply rejection characteristics of CMOS circuits
JPS57186289A (en) * 1981-05-13 1982-11-16 Hitachi Ltd Semiconductor memory
JPS58125872A (ja) * 1982-01-21 1983-07-27 Nec Corp 電荷結合素子
JPS5922359A (ja) * 1982-07-29 1984-02-04 Nec Corp 集積化半導体記憶装置
US4704678A (en) * 1982-11-26 1987-11-03 Inmos Limited Function set for a microcomputer
JPS6073259U (ja) * 1983-10-26 1985-05-23 三洋電機株式会社 ダイナミツクrom
JPS61214448A (ja) * 1985-03-19 1986-09-24 Fujitsu Ltd 半導体集積回路
JPS6251251A (ja) * 1985-08-30 1987-03-05 Toshiba Corp スタテイツク型ランダムアクセスメモリ
JPS6251252A (ja) * 1985-08-30 1987-03-05 Toshiba Corp ランダムアクセスメモリ
US5196910A (en) * 1987-04-24 1993-03-23 Hitachi, Ltd. Semiconductor memory device with recessed array region
USRE38296E1 (en) * 1987-04-24 2003-11-04 Hitachi, Ltd. Semiconductor memory device with recessed array region
KR910009425B1 (ko) * 1987-09-24 1991-11-15 가부시기가이샤 히다찌세이사꾸쇼 반도체 메모리 집적회로

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3733591A (en) * 1970-06-24 1973-05-15 Westinghouse Electric Corp Non-volatile memory element

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0420550U (en]) * 1990-06-11 1992-02-20

Also Published As

Publication number Publication date
DE2904812A1 (de) 1979-08-16
DE2904812C2 (de) 1986-05-15
JPS54107278A (en) 1979-08-22

Similar Documents

Publication Publication Date Title
JP3467416B2 (ja) 半導体記憶装置及びその製造方法
JP2001352077A (ja) Soi電界効果トランジスタ
US7019369B2 (en) Static random access memory and semiconductor device using MOS transistors having channel region electrically connected with gate
JPS626369B2 (en])
JPH0671067B2 (ja) 半導体装置
JPS6325714B2 (en])
JP3264622B2 (ja) 半導体装置
KR950020709A (ko) 소프트에러가 감소된 메모리셀 및 메모리장치와 소프트에러의 감소방법
JPH06291282A (ja) 半導体メモリセル
US4775809A (en) Output buffer circuit avoiding electrostatic breakdown
GB2342778A (en) Semiconductor memory devices
JP2976903B2 (ja) 半導体記憶装置
JP2601202B2 (ja) 半導体記憶装置
JP2682393B2 (ja) スタティック形半導体記憶装置
KR0144410B1 (ko) 반도체 메모리 장치의 리스토어 회로 및 그 구조
JPS59130462A (ja) 相補型mos半導体メモリ
JPH0144023B2 (en])
Maeguchi et al. 4-µm LSI on SOS using coplanar-II process
JPS63160241A (ja) スタンダ−ドセル方式の半導体集積回路
JPS5944782B2 (ja) 半導体集積回路
KR950002275B1 (ko) 다른 임계전압을 갖는 p채널 mos 트랜지스터를 포함하는 반도체 직접회로
US6593630B1 (en) Memory cell with reduced coupling between pass transistor and drive transistor bodies and method
JP2671808B2 (ja) インタフェース回路
JPH04757A (ja) 半導体メモリ
JP2743672B2 (ja) 半導体記憶装置